Functional Verification Packaged Services
Do you need help in implementing an OVM-based environment?
Would you like to maximize your chip- and/or system-level verification productivity?
Could you use an unbiased assessment or evaluation of your functional verification process?
Did you know there was a way to rapidly transform your legacy VMM testbench to OVM?
Part of the Cadence® Services Webinar Series, this webinar will introduce you to the following four available packaged services offerings to help you answer these common questions and more:
- OVM Startup - Take the first step in implementing an Open Verification Methodology-based environment. This service will teach you how to write a reusable OVM-based testbench and an executable verification plan to improve your verification effectiveness.
- VIP Integration - Maximize your chip- and system-level verification productivity. This service allows you to quickly incorporate and use Incisive Universal Verification Component VIP, enabling near-instant stimulus generation, checking, and coverage of your on-chip or off-chip communications protocol.
- Verification Excellence Program - Get an unbiased evaluation of your functional verification process. This service evaluates your methodology, offers expert recommendations, delivers meaningful metrics around the effectiveness of your verification process and environment, and compares results to industry best practices.
-
VMM Migration - Rapidly transform your legacy Verification Methodology Manual testbench to achieve the scalability and reuse found only in the Open Verification Methodology. This turnkey service uses the VMM Interoperability Library to maximize code reuse, minimize risk, and speed the migration process.
Benefits
Who Should Attend
- Logic designers and managers
- Verification engineers and managers
-
Incisive® users
Don't miss out on this informative presentation.
|
|
|
© 2010 Cadence, the Cadence logo, 1st Silicon Success, Accelerating Mixed Signal Design, Allegro Assura, BuildGates,Conformal, Concept, Connections, Diva, Dracula, ElectronStorm, Encounter, EU CAD, Fire & Ice, First Encounter, HDL-ICE, Incisive, Invisible Specman, IP Gallery, InstallScape, Nano Encounter, NanoRoute, NC-Verilog, NeoCell, NeoCircuit, Neo Circuit-RF, NeoIP, OpenBook, OrCAD, OrCAD Capture, OrCAD Layout, Palladium, Pearl, PowerSuite, PSpice, SignalStorm, Silicon Design Chain, Silicon Ensemble, Silicon Express, SKILL, SoC Encounter, SourceLink, SPECCTRA, SPECCTRAQuest, Spectre, Specman, Specman Elite SpeedBridge, Stars & Strikes, Verifault-XL, Verification Advisor, Verilog, Virtuoso, VoltageStorm and Xtreme are either trademarks or registered trademarks of Cadence Design Systems, Inc. in the United States and/or other jurisdictions. All other trademarks are the property of their respective holders. |
 |
|
