Finding the Flow - Webinar
With the convergence of front end design verification towards the class libraries of the OVM, it brings to bear another powerful and at times complex tool. It adds a key piece to the set of tools, processes, and flows available to the engineering manager. But how does it fit? Where and when is it applied in the design, test, produce cycle? What tools complement it and where are they applied? This paper discusses a companies transition from directed to random verification techniques. It highlights OVM by describing the trials and triumphs of adopting a standard flow. It shows what tools, such as formal verification, are appropriate where in the flow. How they compliment each other and how they might provide conflicting results. This paper is targeted at Engineering managers, verification managers, and lead verification engineers. It provides an understanding of how new tool offerings fit together, how they provide a standard flow, and where and how to apply which technology to verify their product.
Take-Aways:
- How to assemble a tool flow from the emerging OVM standard and fit it into complimentary products.
- Understand what 'done ness' data is appropriate to collect, when, in the design flow how to interpret the data - in a random test environment.
- The advantages of adopting a standard flow for verification"
Presenter(s):
- James Keithan (Design Flow Consultant)
Space is limited! Click on link to register: http://www.secure-register.net/cadence/cdnlive_web_fv_1015_track2
|
© 2010 Cadence, the Cadence logo, 1st Silicon Success, Accelerating Mixed Signal Design, Allegro Assura, BuildGates,Conformal, Concept, Connections, Diva, Dracula, ElectronStorm, Encounter, EU CAD, Fire & Ice, First Encounter, HDL-ICE, Incisive, Invisible Specman, IP Gallery, InstallScape, Nano Encounter, NanoRoute, NC-Verilog, NeoCell, NeoCircuit, Neo Circuit-RF, NeoIP, OpenBook, OrCAD, OrCAD Capture, OrCAD Layout, Palladium, Pearl, PowerSuite, PSpice, SignalStorm, Silicon Design Chain, Silicon Ensemble, Silicon Express, SKILL, SoC Encounter, SourceLink, SPECCTRA, SPECCTRAQuest, Spectre, Specman, Specman Elite SpeedBridge, Stars & Strikes, Verifault-XL, Verification Advisor, Verilog, Virtuoso, VoltageStorm and Xtreme are either trademarks or registered trademarks of Cadence Design Systems, Inc. in the United States and/or other jurisdictions. All other trademarks are the property of their respective holders. |
 |
|