Barriers to Wide Scale Acceptance of Assertion Based Verification - Webinar
Assertions serve as executable specifications describing the required and forbidden behavior of the design. The assertions are checked in every simulation run by binding assertion checkers/monitors to the design code. Assertion Based Verification (ABV) represents a major advance in functional verification methodology in the never ending challenge to keep up with chip complexity. Surveys indicate that utilizing ABV can significantly reduce the verification cycle by cutting debug time in half. In spite of positive results, wide scale acceptance has been slower than expected. Successful ABV is dependent on both designers and verification engineers providing assertion checkers on a cost effective basis. Although the issues for designers and verification engineers are different, the basic problem is same. Creating, debugging, using and reusing assertion checkers is difficult and time consuming. This impacts the cost effectiveness of ABV resulting in limited acceptance.
This presentation defines how this problem is being addressed for both designers and verification engineers by Zocalo-Tech product set, branded under the name Zazz. Zazz has been architected and developed from the ground up with one goal in mind increased productivity for engineers adopting and utilizing Assertion Based Verification (ABV).
Presenter(s):
- Howard Martin (Zocalo-Tech)
Space is limited! Click on link to register: http://www.secure-register.net/cadence/cdnlive_web_fv_1015_track2
© 2010 Cadence, the Cadence logo, 1st Silicon Success, Accelerating Mixed Signal Design, Allegro Assura, BuildGates,Conformal, Concept, Connections, Diva, Dracula, ElectronStorm, Encounter, EU CAD, Fire & Ice, First Encounter, HDL-ICE, Incisive, Invisible Specman, IP Gallery, InstallScape, Nano Encounter, NanoRoute, NC-Verilog, NeoCell, NeoCircuit, Neo Circuit-RF, NeoIP, OpenBook, OrCAD, OrCAD Capture, OrCAD Layout, Palladium, Pearl, PowerSuite, PSpice, SignalStorm, Silicon Design Chain, Silicon Ensemble, Silicon Express, SKILL, SoC Encounter, SourceLink, SPECCTRA, SPECCTRAQuest, Spectre, Specman, Specman Elite SpeedBridge, Stars & Strikes, Verifault-XL, Verification Advisor, Verilog, Virtuoso, VoltageStorm and Xtreme are either trademarks or registered trademarks of Cadence Design Systems, Inc. in the United States and/or other jurisdictions. All other trademarks are the property of their respective holders. |
 |