Project planning for metric driven verification - Webinar
In this techtorial well begin with understanding the verification challenge and what is achieved with feature planning and peer review sessions. We'll also cover how to use Enterprise Planner to develop executable verification plans that can be instantly loaded in Enterprise Manager to report real time results reflected back onto the plan. We will also cover how to develop reusable vPlans that can be used both at a block and system level environments while using automation to easily update the mapping patterns to reflect the different testbench hierarchies.
Presenter(s):
- Paul Carzola (Cadence Design Systems)
Space is limited! Click this link to register: http://www.secure-register.net/cadence/cdnlive_web_fv_1015_track2
© 2010 Cadence, the Cadence logo, 1st Silicon Success, Accelerating Mixed Signal Design, Allegro Assura, BuildGates,Conformal, Concept, Connections, Diva, Dracula, ElectronStorm, Encounter, EU CAD, Fire & Ice, First Encounter, HDL-ICE, Incisive, Invisible Specman, IP Gallery, InstallScape, Nano Encounter, NanoRoute, NC-Verilog, NeoCell, NeoCircuit, Neo Circuit-RF, NeoIP, OpenBook, OrCAD, OrCAD Capture, OrCAD Layout, Palladium, Pearl, PowerSuite, PSpice, SignalStorm, Silicon Design Chain, Silicon Ensemble, Silicon Express, SKILL, SoC Encounter, SourceLink, SPECCTRA, SPECCTRAQuest, Spectre, Specman, Specman Elite SpeedBridge, Stars & Strikes, Verifault-XL, Verification Advisor, Verilog, Virtuoso, VoltageStorm and Xtreme are either trademarks or registered trademarks of Cadence Design Systems, Inc. in the United States and/or other jurisdictions. All other trademarks are the property of their respective holders. |
 |